Abstract-Efficient current, voltage, and power sensing are critical blocks for power management, switching regulators, maximum power point tracking (MPPT) circuit, and motor control. This paper presents a standard CMOS and low-power current-to-digital converter (IDC) that senses the current flowing at high-voltage nodes. The proposed sensor uses a CMOS-switched capacitor circuit to sense a dc-dc converter output current and gives digital output without an analog-to-digital converter (ADC), or the need for high-voltage technologies. Compared to the resistor-based currentsensing methods that require current-to-voltage circuit, gain block, and an ADC converter, the proposed sensor is a low-power integrated circuit that achieves high resolution, lower complexity, and lower power consumption. The IDC circuit is fabricated on a 5 V, 0.7 μm, and three metal CMOS technology and occupied less than 10% area (1 mm 2 area) compared to other sensors. It consumes 18 mW that is less than 40% power consumed by other sensors, and its current measurement error is below 0.4%. The proposed IDC circuit has been characterized as standalone and with a boost dc-dc regulator and MPPT for photovoltaic systems.
I. INTRODUCTION

D
UE to the rising costs of energy and the depleting resources associated with fossil fuels, there is an increasing demand for sustainable energy resources such as photovoltaic (PV), wind, and hydroelectric and fuel cells to supplement the utility grid [1] . A key element to sense, control, and monitor the system is the development of power management (PM) circuits, including integrated sensors and controllers to maximize the system efficiency and stability. Application of integrated sensors to monitor and control power (current and voltage) ranges from PV, wind energy, electric cars, dc-dc, ac-dc, etc. [1] - [3] . For PM applications, development of integrated sensor circuits using standard CMOS will make drastic impact in terms of size, efficiency, performance, cost, and reliability (minimum off-chip passive components) [4] , [5] . Normally, digitally implemented, maximum power point tracking (MPPT) circuit is used to maximize the efficiency of the PV system. The MPPT circuit requires current and voltage sensors, combined with the dc-dc converter to control the PV power delivery, as shown in Fig. 1 [6] . Here, the input current and voltage of the dc-dc converter are sensed for MPPT. Given that the dc current in the PV panel is over several amperes in a high-voltage node, standard CMOS circuits cannot handle direct current measurements.
The most common approach to measure the current in PV and dc-dc converter involves a series resistor to convert the current into a voltage which is digitized using an analog-todigital converter (ADC) [2] , [3] , [7] - [12] . The additional series resistance on this method has several disadvantages in terms of efficiency and accuracy and requires a high-voltage CMOS process. A variant to this method replicates a scaled version of the switching regulator current and discharges it through a sensing resistor [13] , [14] . Other methods include inductor dc resistance [15] - [17] , inductor/coil coupling, transformers, and Hall effect sensors [12] , [18] - [21] . These circuits are inefficient, require external passive components, occupy large board area, and have lower reliability. This paper presents a new current sensor architecture, named current-to-digital converter (IDC), for switching dc-dc and MPPT systems. The IDC is a charge-based CMOS-switchedcapacitor circuit that digitizes the output current of the dc-dc regulator. This charge-based sensor allows cost savings by removing component (i.e., ADC, buffers, resistors, etc.), use of low-voltage CMOS process for high-voltage application (use of dc block technique), reduction of power dissipation (temperature), and smaller die (integrated circuit) and circuit board area requirements. The current sensor is fabricated in a 0.7 μm standard CMOS process and tested for sensing the dc-dc output current for PV MPPT. The proposed current sensor can be used for other PM applications, including wind energy, electric/hybrid car, regulator, dc-dc (boost, buck-boost, etc.), and ac-dc.
The organization of the paper is as follows. Section II describes the working principle of the proposed sensor and the MPPT architecture. Section III describes the current sensor circuit in details and its application for PV system and MPPT algorithm. Section IV presents the measurement results of the standalone current sensor, and the sensor with a boost dc-dc regulator and MPPT for PV systems, followed by the conclusions in Section V.
II. WORKING PRINCIPLE OF THE PROPOSED CURRENT SENSOR AND MPPT ARCHITECTURE
The block diagram of the proposed IDC sensor and its application for PV MPPT with dc-dc converter are shown in Fig. 2 
A. Proposed Current Sensor
The proposed current sensor, IDC, circuit shown in Fig. 2(b) is a charge-based sampled capacitor circuit with two input sampling capacitors C 1 and C 2 , a 1-bit comparator, a current source I sink , a digital timing circuit, and a controller for switching the capacitors at phases φ 1 , φ 2 , and φ 3 . The voltage ripple (V ripple ) at the output of the dc-dc converter (after C block ) is sampled by capacitors C 1 and C 2 at t 1 and t 2 time instances, respectively, to measure the average load current i L . Fig. 2(c) shows the sampling instances along with the pulsewidth-modulated (PWM) control signals of the dc-dc regulator. The voltage V 0 (t) is sampled when switch S 1 is closed and S 2 is opened, and the filter capacitor C L supplies the load current i L . In general, the current through a linear capacitor is estimated by measuring the voltage slope. The fundamental principle of the proposed current sensor is to measure the voltage slope over the time interval (t 2 − t 1 ) = Δt. If ΔV is the change of voltage over Δt, the average load current i L during this interval can be approximated by
By measuring the time Δt and the voltage change ΔV during that time, the average output current i L can be measured.
The IDC measures ΔV using the circuit shown in Fig. 2(b) . The circuit samples the voltage V 0 (t) using capacitors C 1 and C 2 at time instances t 1 and t 2 , respectively. Then a constant current source I sink discharges C 1 , starting at time t 2 . The equivalent circuit diagram is shown in Fig. 3(a) . The capacitor C 1 is discharged by I sink , while the voltage across C 2 is held constant as the reference voltage (for comparison with the voltage across C 1 ). The corresponding equivalent circuit diagram along with digitization circuit is shown in Fig. 3(b) . The comparison stops at time t 3 , when the voltage across C 1 equals the voltage across C 2 . The discharge time of capacitor C 1 , denoted as t discharge , is measured with a 1-bit comparator and a counter. The counter starts counting at time t 2 and stops counting at time t 3 . Detailed operation is discussed in the next section. The operation of the proposed IDC is similar to an integrating ADC method that compares the rate of discharge across a capacitor with a fixed reference voltage [22] - [25] .
B. MPPT Circuit
The PV MPPT circuit shown in Fig. 2(a) , samples the dcdc boost converter output voltage V out (t) and current i L to determine the maximum power delivery. This MPPT algorithm uses the sampled output voltage and current values to determine the new duty cycle D of the PWM switch control signal of period T s (i.e., to vary the average input to output relationship of the regulator). The average input and output voltage relation as a function of duty cycle for a boost converter is written as [24] 
The duty cycle variation is performed while the current and voltage are monitored and the sampled power is compared with the previous sampled value. In this case, the MPPT optimization is executed on the load side of the converter, as shown in Fig. 2 (a) [1] , [26] , [27] . This circuit consists of a voltage sensor with its digitalization circuit and the proposed IDC. The MPPT circuit consists of a perturb-and-observe (P&O) method, shown in Fig. 2 (a) [26] , [27] . The output parameters V 0 (n) and I 0 (n) are measured and the power P 0 (n) is calculated. The present power P 0 (n) is compared with the previous value P 0 (n − 1), and the present duty cycle D 0 (n) is compared with the previous duty cycle D 0 (n − 1) to verify the present state. Based on the previous and present states, the P&O algorithm decides the new duty cycle [either D(n − 1) + ΔD or D(n − 1) − ΔD] to optimize the output power of the system. As a result, both the output voltage and output current of the boost converter are optimized to provide the maximum power delivery based on the present load and solar panel operating point. The PV maximum power point (MPP) does not necessarily coincide with the MPP at the output of the converter, as a result of the efficiency variation over the duty cycle. However, MPPT based on monitoring converter output power includes converter efficiency variation over duty cycle; therefore, the extracted power at converter output corresponds to the actual MPP of the system [28] .
III. CURRENT SENSOR CIRCUIT
The current sensor circuit is illustrated in Fig. 2(b) . This circuit extracts the load current information that is embedded in the output voltage ripple V ripple of the boost converter. Then, the current is converted to an N-bit digital value using a digitization circuit.
The sampling stage of the circuit consists of dc blocking capacitors C block and the sampling capacitors C 1 and C 2 . Given that the IDC sensor works on the ac small signal of the voltage ripple, dc block capacitors are used to isolate the dc voltage level of the dc-dc converter and the current sensor. The blocking capacitor allows the use of a low-voltage process for high-voltage dc-dc regulator applications. This is one of the key advantages of the method, as the sampling and signal processing can be implemented on low-voltage standard CMOS process.
The timing diagram of control signals and different node voltages of the switch-capacitor sensor is shown in Fig. 4 . The figure presents the relation of control signals for the switches φ 1 , φ 2 , and φ 3 along with the voltage across C 1 and C 2 (V C 1 (t) and V C 2 (t), respectively) at different time instances. The following steps describe the current to digital conversion process: 1) at time t 0 , the switches φ 1 and φ 2 are closed and capacitors C 1 and C 2 track the ac ripple of the voltage V 0 (t); 2) at time t 1 , the switch φ 1 is opened, capacitor C 1 samples and holds the voltage, V 0 (t 1 ) = V 1 ; 3) at time t 2 , three operations happen: a) the switch φ 2 opens, b) switch φ 3 closes, and c) the N-bit counter is enabled to count and measure the discharge time of C 1 : a) when φ 2 opens, the voltage V 0 (t) is sampled and held across capacitor C 2 , V 0 (t 2 ) = V 2 . During the time frame Δt = t 2 -t 1 , the boost output ripple is reduced by ΔV = V 1 − V 2 , the time Δt is kept less than 10% of the boost period to ensure a normal dynamic range to the boost converter; b) when φ 3 closes, the capacitor C 1 discharges at a constant rate via the current source I sink , the rate of change of the voltage across C 1 is constant with magnitude I sink /C 1 ; c) the counter is enabled and will start counting the discharge time with clock frequency f clk , where f clk is higher than dc-dc converter switching frequency f s (= 1/T s ); 4) at time t 3 , the voltages at C 1 and C 2 are equal, which is indicated by the change of state of the comparator output voltage. The comparator output change at t = t 3 also disables the counter. Over C 1 discharge duration, t discharge = t 3 − t 2 , C 1 discharges via a constant current source I sink with voltage change of ΔV across it. Hence, using (1), ΔV is written as
Here, t discharge has been measured by a counter. The counter output is represented by K, an N-bit digital word. Thus, t discharge can be represented as K times the counter's clock period T clk , i.e., t discharge = K * T clk . Hence, (3) can be rewritten as
Hence, (4) shows that the number of bits N (accuracy) at the counter output can be controlled by adjusting the values of I sink , counter clock frequency (f clk = 1/T clk ), and the sampling capacitor C 1 .
As shown in Fig. 2(c) , when S 1 switch is ON, the load current is supplied by C L , which can be expressed as a function of ΔV as written in (1) . Thus, the substitution of (4) into (1) gives
The resolution of the IDC is affected by the sampling capacitor absolute value, sampling switches charge injection, current source absolute value, offset of the comparator, and regulator's load capacitor nonidealities. To obtain an accurate value of the load current i L , the voltage division between the dc block capacitor and the sampling capacitor should also be considered
where C 1 = C 2 . Two C block have been used (one per sampling capacitor) to maintain the same voltage division for C 1 and C 2 during the sampling. The values of the blocking capacitors have been kept much larger than the sampling capacitors, C block C 1,2 , to reduce the effect of the voltage division and mismatches between the two C block . In addition, the hold capacitor is selected such that kT/C 1 noise is negligible when compared to the LSB resolution of the converter (where k is the Boltzmann constant and T is the absolute temperature in degrees Kelvin). In this design, transmission gates as well as proper layout techniques are applied to the sampling switches to reduce the clock feedthrough and charge sharing problems. Sensing capacitors (C 1 , C 2 ) values are kept high (10 pF) to minimize vulnerability to noise from the sampling switches or any other aggressor. The discharge current is trimmed to achieve the desired absolute value. To reduce the offset of the comparator, output offset cancellation technique has been used in this design [29] . First, the offset voltage at the output of the comparator is stored into capacitors by shorting the input terminals of the comparator together and then the stored offset voltage is used to compensate the static offset of the system. Up to this point, the discussion was simplified by ignoring the effective series resistance (ESR) of the load capacitor. As shown in Fig. 5(a) , during the period S 1 of the boost converter, the ESR of the capacitor is in series with the load. Therefore, the ESR does not change the shape or slope of the voltage waveform, in the region of interest, although the ESR offsets its absolute value by V ESR , as shown in Fig. 5(b) and (c). From Fig. 5(a) , the output voltage ripple (ΔV 0 ) can be derived as the combination of the voltage change in the capacitor (ΔV CL ) minus the voltage change in V ESR , ΔV ESR (i.e., ΔV 0 = ΔV CL − ΔV ESR ). Based on this new ΔV 0 , the average current in the load capacitor can be represented by
The ESR of a capacitor is an intrinsic parameter, which is given by the capacitor construction and the frequency of operation, and the average current is assumed to be constant over a conversion cycle (i.e., Δi L = 0). This assumption results in the following equation:
Therefore, the ESR effect on the current calculation can be neglected.
The power losses of the IDC are divided into two groups: 1) sensing losses which depend on the sensed current level, and 2) quiescent losses, associated to the power used to bias the comparator and digital circuits. For the sensing losses, at the beginning of each measurement cycle, switches φ 1 and φ 2 are closed at time t 0 (as shown in Fig. 4) , and capacitors C 1 and C 2 are charged to V 0 (t) from V 2 voltage. The voltage change across C 1 and C 2 has been kept small by setting t 0 properly as shown in the figure (they start at V 0 (t) = V 2 ) and hence, this power loss is negligible. After sampling, the capacitor C 1 is discharged by a constant current source I sink until the voltage across C 1 becomes V 2 . This energy loss for the capacitor C 1 can be represented as follows [30] :
Normally, E C 1,loss is in the order of the 1 to 2 pJ with the proper selection of components. In the IDC circuit, the power consumptions of the comparator, digital timing circuit, and control circuit for φ 1 , φ 2 , φ 3 provide the total quiescent power. Table I compares the sensor power losses, total power losses, and size and IC's breakdown voltage used in four different current sensing methods. In this study, a dc-dc regulator with output voltage and current of 12 V and 830 mA, respectively, was assumed for all the sensors. The power was calculated assuming high side output current sensing. The total size/power of all the required circuitry (i.e., amplifiers, ADC, etc.) as well as sensing device (i.e., resistor, wind resistance, capacitor discharge, etc.) were considered. This study shows that the losses in the sensing part of the proposed sensor (IDC) consume nanowatt power, whereas that of the other sensors consumes milliwatt power. The proposed sensor requires less than 40% of the total power and 10% of area than the other sensors.
IV. MEASUREMENT RESULTS
The IDC integrated circuit was fabricated on a 0.7 μm CMOS technology, as shown in Fig. 6 (size of 1 mm 2 ). The circuit along with the boost and MPPT control was integrated on the board shown in Fig. 7 . The objective of the test is to characterize the performance of the implemented IDC as a standalone block, and use the IDC for PV boost and MPPT application.
The board shown in Fig. 7 consists of a boost converter with a variable load to characterize the IDC circuit and use it for MPPT circuit. The MPPT circuit contains a boost converter controlled by a field-programmable gate array (FPGA) controller, an output voltage sensor, and the IDC for load current sensing. The control implements a digital PWM controlled by a load-side P&O algorithm, which varies the duty cycle to maximize the power. The measurement includes testing of IDC in terms of linearity, monotonicity, accuracy, and power consumption and testing the PV MPPT and boost converter as follows: 1) IDC characterization: The IDC circuit is characterized similar to an ADC in terms of linearity, conversion error, and power consumption. The dc-dc converter has been designed for 5 V input and 12 V average output with a switching frequency of 200 kHz, C L = 1.8 μF, and a load of 14.4 Ω. A clock of 10 MHz has been used for the comparator and for an 8-bit counter in the IDC block. The values of the dc block (C block ) and sensing capacitors (C 1 , C 2 ) are 1 μF and 10 pF, respectively. The time difference between the two sampling instances (t 1 and t 2 ) has been kept 500 ns (i.e., t 2 − t 1 = 500 ns). For a dc-dc converter with a load current of 830 mA, the mentioned components values set a least-significant-bit (LSB) resolution of 3.24 mA, with a maximum discharge time t discharge of about 26 μs (<6 boost converter switching Fig. 8 . Response of the 8-bit counter output due to variation in current [31] . cycles). The measurement results include linearity, differential nonlinearity (DNL), integral nonlinearity (INL), and power consumption. a) Linearity: For the linearity measurements, the current was varied from 0 A to full scale (FS = 830 mA). Average of eight measurements is considered for the characterization. The measured current versus the digital output code is presented in Fig. 8 . The measured value follows closely the ideal IDC line. Based on these results the DNL of the IDC has been extracted. Fig. 9(a) shows that a DNL of less than half LSB is achieved. The measured INL is plotted in Fig. 9(b) , and it shows an INL of less than 1 LSB. This result verifies that the IDC mantains , excluding any peripheral (ADC, amplifiers, etc.) and both sensing the dcdc converter load current, is shown in Fig. 10 . As shown in the figure, the sensing power loss of the IDC is in the order of nanowatt, while the I 2 R loss of the resistor sensor is in the order of milliwatt [31] . The total power dissipation of the IDC (including peripherals such as preamplifier, comparator, current biasing, voltage reference, and digital circuits internal to the IC) was measured for various output voltage and current levels of boost converter. A constant power of 18 mW was dissipated for all the cases. This result shows that the power dissipation of the proposed sensor is dominated by the quiescent power. Therefore, the power consumption of the IDC is not dependent on the voltage or current levels of the dc-dc converter, which is not valid in other current sensors. The measured power consumption of the proposed current sensor is shown to be lower than other sensing methods for the same conditions. 2) MPPT using IDC for Photovoltaic: The current sensor is also incorporated into a PV system. The system uses a boost converter as main converter for MPPT. The converter provides 1:2.4 conversion ratio with an output of 12 V. The basic configuration is shown in Fig. 2(a) . Fig. 11 illustrates how the MPPT prototype, employing the proposed IDC, responds to shades that cover 0%, 13%, 40%, and 50% of the solar panel. Fig. 11(a) shows the measured I-V curve of the PV panel overlapped with the measured MPP achieved by the converter for each shading case. In the result, it is evident that the circuit closely follows the MPPT, and the IDC circuit accurately senses the boost load current under dynamic conditions. The same result is also observed in the power versus voltage plot in Fig. 11(b) , where the system properly tracks the MPPT of the PV source. The MPPT using the output parameters of the dc-dc converter (current and voltage) maximizes the power delivered to the load under any nonlinearity of the converter.
V. CONCLUSION
This paper presents a low-power-loss current sensor implemented in low-voltage standard CMOS process with an area of 1 mm 2 . The current sensor senses current flowing through high-voltage nodes without requiring the implementation in high-voltage technology. The sensor produces accurate sensing output (LSB = 3.24 mA), has high efficiency and constant losses over wide range of sensed voltage/current, and requires a small number of components and area compared to other sensing methods (resistor, current transformer, etc.). The IDC gives a direct digital output and can be integrated to a digitally controlled system without the need of complex ADC. The sensor is a standard CMOS circuit that can be used for dc-dc converters, and other high-voltage applications including DC motor control, buck/boost converters, regulators, rectifiers and inverters without the need for high-voltage process. Measurements for a current range from 0 to 830 mA have showed an accuracy of 99.6% with DNL of less than half LSB, INL of less than one LSB. The proposed sensor consumes less than 40% power and occupies less than 10% area compared to other sensors. The sensor was successfully integrated to a PV system for MPPT. The IDC has proved to be accurate and has followed the MPPT at different levels of shading of PV panel. The output parameters (V out , I L ) provide the load power information to the MPPT algorithm. With the load parameters information (V out , I L ), the MPPT circuit is able to overcome any non-linearity on the converter to maximize the power deliver to the load. 
